EE 330 Lecture 40

Digital Circuits

- The Reference Inverter
- Propagation Delay basic characterization
- Device Sizing (Inverter and multiple-input gates)

Spring 2024 Exam Schedule

- Exam 1 Friday Feb 16
- Exam 2 Friday March 8
- Exam 3 Friday April 19

Final Exam Tuesday May 7 7:30 AM - 9:30 AM

Other MOS Logic Families



These are termed "ratio logic" gates

Static Power Dissipation in Static CMOS Family



When V_{OUT} is Low, $I_{D1}=0$

When V_{OUT} is High, I_{D2} =0

Thus, P_{STATIC}=0

This is a key property of the static CMOS Logic Family and is the major reason Static CMOS Logic is so dominant

It can be shown that this zero static power dissipation property can be preserved if the PUN is comprised of p-channel devices, the PDN is comprised of n-channel devices and they are never both driven into the conducting states at the same time

Compound Gate in CMOS Process

Propagation Delay in Static CMOS Family

Defn: The Propagation Delay of a gate is defined to be the sum of $t_{\rm HL}$ and $t_{\rm LH},$ that is, $t_{\rm PROP}{=}t_{\rm HL}{+}t_{\rm LH}$

$$\mathsf{t}_{\mathsf{PROP}} = \mathsf{t}_{\mathsf{HL}} + \mathsf{t}_{\mathsf{LH}} \cong \mathsf{C}_{\mathsf{L}} \left(\mathsf{R}_{\mathsf{PU}} + \mathsf{R}_{\mathsf{PD}} \right)$$

Propagation delay represents a fundamental limit on the speed a gate can be clocked

For basic two-inverter cascade in static CMOS logic



In typical process with minimum-sized M_1 and M_2 :

t PROP = t HL +t LH $\cong 20p \sec$

Propagation Delay in Static CMOS Family



Propagation through k levels of logic

$$t_{\text{HL}} \cong t_{\text{HLk}} + t_{\text{LH}(k-1)} + t_{\text{HL}(k-2)} + \cdots + t_{\text{XY1}}$$
$$t_{\text{LH}} \cong t_{\text{LHk}} + t_{\text{HL}(k-1)} + t_{\text{LH}(k-2)} + \cdots + t_{\text{YX1}}$$

where x=H and Y=L if k odd and X=L and Y=h if k even

$$t_{PROP} = \sum_{i=1}^{k} t_{PROPk}$$

Will return to propagation delay after we discuss device sizing

Digital Circuit Design

- 🔸 Hierarchical Design
- Basic Logic Gates
 - Properties of Logic Families
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - 🔶 Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators











Strategies?

Degrees of Freedom?

Will consider the inverter first



Degrees of Freedom?

Strategies?

• Since not ratio logic, V_H and V_L are independent of device sizes for this inverter

• With $L_1 = L_2 = L_{min}$, there are 2 degrees of freedom (W_1 and W_2)

Sizing Strategies

- Minimum Size
- Fixed V_{TRIP}
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance



Assume V_{Tn}=0.2V_{DD}, V_{Tp}=-0.2V_{DD}, μ_n/μ_p =3, L₁=L₂=L_{min}



Sizing Strategy: minimum sized W_n=?, W_p=?, V_{trip}=?,t_{HL}=?,t_{LH}=?

 $W_1 = W_2 = W_{MIN}$

Observe that

$$\frac{\mathsf{R}_{\mathsf{PU}}}{\mathsf{R}_{\mathsf{PD}}} = \frac{\frac{\mathsf{L}_{\mathsf{min}}}{\mu_{\mathsf{p}}\mathsf{C}_{\mathsf{OX}}\mathsf{W}_{\mathsf{min}}\left(\mathsf{V}_{\mathsf{DD}}+\mathsf{V}_{\mathsf{Tp}}\right)}{\mathsf{L}_{\mathsf{min}}}{\frac{\mathsf{L}_{\mathsf{min}}}{\mu_{\mathsf{p}}}\mathsf{C}_{\mathsf{OX}}\mathsf{W}_{\mathsf{min}}\left(\mathsf{V}_{\mathsf{DD}}-\mathsf{V}_{\mathsf{Tn}}\right)}} = \frac{\mu_{\mathsf{n}}}{\mu_{\mathsf{p}}} = 3$$

$$\boldsymbol{R}_{\text{PD}} = \frac{\boldsymbol{L}_{1}}{\boldsymbol{\mu}_{n}\boldsymbol{C}_{\text{OX}}\boldsymbol{W}_{1} \big(\boldsymbol{V}_{\text{DD}} - \boldsymbol{V}_{\text{Tn}}\big)}$$

$$\boldsymbol{R}_{\text{PU}} = \frac{\boldsymbol{L}_{\text{2}}}{\boldsymbol{\mu}_{\text{p}}\boldsymbol{C}_{\text{OX}}\boldsymbol{W}_{\text{2}}\big(\boldsymbol{V}_{\text{DD}} + \boldsymbol{V}_{\text{Tp}}\big)}$$

 ${\bm C}_{{\bm I}{\bm N}} = {\bm C}_{{\bm 0}{\bm X}} \big({\bm W}_{\!\!\!1} {\bm L}_{\!\!1} + {\bm W}_{\!\!2} {\bm L}_{\!\!2} \big)$



Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}

Sizing strategy: Equal (worst case) rise and fall times

 $W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$





Assume V_{Tn}=0.2V_{DD}, V_{Tp}=-0.2V_{DD}, μ_n/μ_p =3, L₁=L₂=L_{min}

Sizing strategy: Equal (worst case) rise and fall times



$$\begin{aligned} \frac{t_{LH}}{t_{HL}} = 1 = \frac{R_{PU}C_{IN}}{R_{PD}C_{IN}} \implies R_{PU} = R_{PD} \end{aligned}$$
Thus
$$\begin{aligned} \frac{L_1}{u_n C_{OX}W_1(V_{DD}-V_{Tn})} = \frac{L_2}{u_p C_{OX}W_2(V_{DD}+V_{Tp})} \end{aligned}$$

with $L_1 = L_2$ and $V_{Tp} = -V_{Tn}$ we must have $\frac{W_2}{W} = \frac{\mu_n}{U} \cong 3$

 $\boldsymbol{R}_{\text{PD}} = \frac{\boldsymbol{L}_{\text{1}}}{\boldsymbol{\mu}_{n}\boldsymbol{C}_{\text{OX}}\boldsymbol{W}_{\text{1}}\big(\boldsymbol{V}_{\text{DD}} - \boldsymbol{V}_{\text{Tn}}\big)}$



What about the second degree of freedom?

 $W_1 = W_{MIN}$ (could be something else) Thus $W_1 = W_{MIN}$ and $W_2 = 3W_{MIN}$ $V_{TRIP} = ?$

Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}



For a fixed C_L, how does t_{prop} compare for the minimum-sizing compared to equal rise/fall sizing? Half as long !

Assume V_{Tn}=0.2V_{DD}, V_{Tp}=-0.2V_{DD}, μ_n/μ_p =3, L₁=L₂=L_{min}

Sizing strategy: Fixed $V_{TRIP} = V_{DD}/2$ (Could have other V_{TRIP})



 $W_n = ?, W_p = ?, V_{trip} = ?, t_{HL} = ?, t_{LH} = ?$



Assume V_{Tn}=0.2V_{DD}, V_{Tp}=-0.2V_{DD}, μ_n/μ_p =3, L₁=L₂=L_{min}



Sizing strategy: Fixed $V_{TRIP}=V_{DD}/2$ $W_n=?, W_p=?, V_{trip}=?, t_{HL}=?, t_{LH}=?$



Solving, obtain

$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p}$$

 $W_n = W_{MIN}, W_p = 3W_{MIN}$

- This is the same sizing as was obtained for equal worst-case rise and fall times so t_{HL}=t_{LH}=R_{pd}C_L
- This is no coincidence !!! Why?
- These properties guide the definition of the process parameters provided by the foundry

Device Sizing Assume $V_{Tn}=0.2V_{DD}$, $V_{Tp}=-0.2V_{DD}$, $\mu_n/\mu_p=3$, $L_1=L_2=L_{min}$



Sizing Strategies

- Minimum Size
- Fixed V_{TRIP} ($V_{\text{TRIP}}=V_{\text{DD}}/2$)
- Equal rise-fall times (equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance

Assume V_{Tn} =0.2 V_{DD} , V_{Tp} =-0.2 V_{DD} , μ_n/μ_p =3, L_1 = L_2 = L_{min}

Sizing Strategy Summary



 For a fixed load C_L, the minimum-sized structure has a higher t_{PROP} but if the load is another inverter, C_L will also change so the speed improvements become less apparent
 This will be investigated later

Question: Why is $|V_{Tp}| \approx V_{Tn} \approx V_{DD}/5$ in many processes ?

Digital Circuit Design

- 🔸 Hierarchical Design
- Basic Logic Gates
 - Properties of Logic Families
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - 🔶 Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
 - Optimal driving of Large
 Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

done
done

Reference Inverter



The reference inverter

- Have sized the reference inverter with $L_n = L_p = L_{MIN}$, $W_n = W_{MIN}$, $W_p/W_n = \mu_n/\mu_p$
- In standard processes, provides $V_{TRIP} \approx V_{DD}/2$ and $t_{HL} \approx t_{LH}$
- Any other sizing strategy could have been used for the reference inverter but this is most convenient

Reference Inverter



$$C_{L1} = C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$$
$$t_{REF} = t_{PROPREF} = t_{HLREF} + t_{LHREF} = 2R_{PDREF}C_{REF}$$

Reference Inverter



Summary: parameters defined from reference inverter:

$$\begin{split} C_{\text{REF}} &= 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}}\\ R_{\text{PDREF}} &= R_{\text{PUREF}} = \frac{L_{\text{MIN}}}{\mu_{n}C_{\text{OX}}W_{\text{MIN}}\left(V_{\text{DD}}-V_{\text{Tn}}\right)}\\ C_{\text{REF}} &= 4C_{\text{OX}}W_{\text{MIN}}L_{\text{MIN}}\\ t_{\text{PROP}} &= t_{\text{REF}} = 2R_{\text{PDREF}}C_{\text{REF}} \end{split}$$

The Reference Inverter





(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)

(Note: The reference inverter would have device dimensions of M_2 set so that $t_{HL}=t_{LH}$ if mobility ratio is different than 3. This would change the value of C_{REF} .

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
 - Properties of Logic Families
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- **Propagation Delay**
 - Simple analytical models
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter
 - done

partial

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators



For a fixed load C_L, the minimum-sized structure has a higher t_{PROP} but if the load is another inverter, C_L will also change so the speed improvements become less apparent
 This will be investigated later

Propagation Delay

How does the propagation delay compare for a minimum-sized strategy to that of an equal rise/fall sizing strategy?

What loading condition should be considered when addressing this question?

- Fixed load C_L ?
- Driving identical device?
- Does it make any difference?



Minimum Sized





The minimum-sized inverter pair



Assume $\mu_n/\mu_p=3$ $L_n = L_p = L_{MIN}, W_n = W_p = W_{MIN}$

Recall:

$$\mathbf{C}_{\mathsf{REF}} = \mathbf{4C}_{\mathsf{OX}} \mathbf{W}_{\mathsf{MIN}} \mathbf{L}_{\mathsf{MIN}}$$
$$\mathbf{R}_{\mathsf{PDREF}} = \frac{\mathbf{L}_{\mathsf{MIN}}}{\mu_{\mathsf{n}} \mathbf{C}_{\mathsf{OX}} \mathbf{W}_{\mathsf{MIN}} \left(\mathbf{V}_{\mathsf{DD}} - \mathbf{V}_{\mathsf{Tm}} \right)}$$

 $t_{PROP_REF} = 2R_{PDREF}C_{REF}$

For minimum-sized inverter pair:

C₁₁=2C_{OX}W_{MIN}L_{MIN}=0.5C_{REF}

 $R_{PD} = R_{PDREF}$ $R_{PU} = 3R_{PD} = 3R_{PDRF}$

 $t_{PROP} = t_{HL} + t_{LH} = C_{L1}(R_{PDREF} + 3R_{PDRF}) = .5C_{REF} * 4R_{PDREF} = 2R_{PDREF}C_{REF}$

 $t_{PROP} = t_{RFF}$

Propagation Delay

How does the propagation delay compare for a minimum-sized strategy to that of an equal rise/fall sizing strategy?



Even though the t_{LH} rise time has been reduced with the equal rise/fall sizing strategy, this was done at the expense of an increase in the total load capacitance that resulted in no net change in propagation delay!

Digital Circuit Design

- **Hierarchical Design**
- **Basic Logic Gates**
 - **Properties of Logic Families**
 - Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - 🔶 Ratio Logic
 - **Propagation Delay**
 - Simple analytical models
 - FI/OD •
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter



- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large • **Capacitive Loads**
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - **Ring Oscillators**

done partial



Will consider now the multiple-input gates

Will consider both minimum sizing and equal worst-case rise/fall

Will assume C_L (not shown)=C_{REF}

Will initially size so gate drive capability is same as that of ref inverter Note: worst-case has been added since fall time in NOR gates or rise time in NAND gates depends upon how many transistors are conducting

Fan In

- The Fan In (FI) to an input of a gate device, circuit or interconnect that is capacitive is the input capacitance
- Often this is normalized to some capacitance (typically C_{REF} of ref inverter).



Sizing of Multiple-Input Gates

Analysis strategy : Express delays in terms of those of reference inverter



$$C_{IN} = C_{REF} = 4C_{OX}W_{MIN}L_{MIN}$$

$$FI_{REF} = C_{REF} \quad alternately \quad FI_{REF} = \frac{C_{IN}}{C_{REF}} = 1$$

$$R_{PDREF} = R_{PUREF} = \frac{L_{MIN}}{\mu_n C_{OX}W_{MIN}(0.8V_{DD})}$$

$$t_{HLREF} = t_{LHREF} = R_{PDREF}C_{REF}$$

$$t_{REF} = t_{HLREF} + t_{LHREF} = 2R_{PDREF}C_{REF}$$

Reminder: Propagation Delay Calculations



Analytical calculation of the actual propagation delay is unwieldly

- Even for a simple inverter, obtaining accurate propagation delay would require solution of a complicated nonlinear differential equation
- And this equation becomes much more complicated for multiple-input gates

Our goal is to obtain approximate expressions for the propagation delay that are easy to work with, that give good approximations to the actual response, and that have proven useful for predicting propagation delays in large digital circuits



Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C_{REF})

W_n=? W_p=?

Multiple Input Gates:

Fastest response (t_{HL} or t_{LH}) = ?

Worst case (slowest) response (t_{PROP}, usually of most interest)?

```
Input capacitance (FI) = ?
```

Minimum Sized (assume driving a load of C_{REF})

W_n=W_{min} W_p=W_{min}

Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$ Slowest response $(t_{HL} \text{ or } t_{LH}) = ?$ Worst case response $(t_{PROP}, \text{ usually of most interest})?$ Input capacitance (FI) = ?

Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C_{REF})

Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same) Assume $L_n = L_p = L_{min}$ and driving a load of C_{REF}

Observe: When pulling up, two p-channel transistors in series

$$R_{PU} = \frac{L_{P}}{\mu_{p}C_{OX}W_{P}(V_{DD}+V_{THP})} + \frac{L_{P}}{\mu_{p}C_{OX}W_{P}(V_{DD}+V_{THP})}$$

$$R_{PU} = \frac{2L_{P}}{\mu_{p}C_{OX}W_{P}(V_{DD}+V_{THP})}$$
Thus if require with $L_{p} = L_{min}$ that $R_{PU} = R_{PDREF}$

$$\frac{2L_{MIN}}{\mu_{P}C_{P}(V_{P}+V_{P}+V_{P})} = \frac{L_{min}}{\mu_{P}C_{P}(V_{P}+$$



$$\frac{2L_{\text{MIN}}}{\mu_{\text{p}}C_{\text{OX}}W_{\text{P}}\left(V_{\text{DD}}+V_{\text{THP}}\right)} = \frac{L_{\text{min}}}{\mu_{\text{n}}C_{\text{OX}}W_{\text{min}}\left(V_{\text{DD}}+V_{\text{THN}}\right)}$$

So obtain:

$$W_{P} = 2\frac{\mu_{n}}{\mu_{p}}W_{min} = 6W_{min}$$

Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving C_{REF})

Multiple Input Gates: 2-input NOR

(n-channel devices sized same, p-channel devices sized the same) Assume $L_n = L_p = Lmin$ and driving a load of C_{REF}

W_n=?

DERIVATIONS

W_p=? Input capacitance = ?

FI=?

t_{PROP}=? (worst case)

W_n=W_{MIN}

 $W_{p}=6W_{MIN}$ $C_{INA}=C_{INB}=C_{OX}W_{MIN}L_{MIN}+6C_{OX}W_{MIN}L_{MIN}=7C_{OX}W_{MIN}L_{MIN}=\left(\frac{7}{4}\right)4C_{OX}W_{MIN}L_{MIN}=\left(\frac{7}{4}\right)C_{REF}$ $FI=\left(\frac{7}{4}\right)C_{REF} \quad or \quad FI=\frac{7}{4}$ $t_{PROP}=t_{REF} \quad (worst case)$





• Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving CREF)

Multiple Input Gates: k-input NOR DERIVATIONS **Wn=**? $A_2 - M_{22}$ Wp=? Input capacitance = ? **FI=?** VOUT t_{PROP}=? W_n=W_{MIN} W_p=3kW_{MIN} $C_{INX} = C_{OX}W_{MIN}L_{MIN} + 3kC_{OX}W_{MIN}L_{MIN} = (3k+1)C_{OX}W_{MIN}L_{MIN} = \left(\frac{3k+1}{4}\right)4C_{OX}W_{MIN}L_{MIN} = \left(\frac{3k+1}{4}\right)C_{REF}$ $FI=\left(\frac{3k+1}{4}\right)C_{REF}$ or $FI=\frac{3k+1}{4}$ $t_{PROP} = t_{RFF}$ $t_{PROP} = t_{REF}$ (worst case)

Equal Worst Case Rise/Fall (slowest and equal to that of ref inverter when driving CREF)

DERIVATIONS

Multiple Input Gates: 2-input NAND

Wn=?

Wp=?

Input capacitance = ?

W_n=2W_{MIN}

FI=?

t_{PROP}=?

$$\begin{split} W_{p} = 3W_{MIN} \\ C_{INA} = C_{INB} = 2C_{OX}W_{MIN}L_{MIN} + 3C_{OX}W_{MIN}L_{MIN} = (5)C_{OX}W_{MIN}L_{MIN} = (\frac{5}{4})4C_{OX}W_{MIN}L_{MIN} = (\frac{5}{4})C_{REF} \\ FI = (\frac{5}{4})C_{REF} \quad or \quad FI = \frac{5}{4} \\ t_{PROP} = t_{REF} \quad (worst case) \end{split}$$





Device Sizing Comparison of NAND and NOR Gates for Equal worst-case rise/fall





Equal Worse-Case Rise/Fall Device Sizing Strategy

-- (same as V_{TRIP}=V_{DD}/2 for worst case delay in typical process considered in example)





Equal Worst Case Rise/Fall (and equal to that of ref inverter when driving C_{REF})

Wn=? Wp=?

Multiple Input Gates:

Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$

Worst case response (t_{PROP}, usually of most interest)?

```
Input capacitance (FI) = ?
```

Minimum Sized (assume driving a load of C_{REF})

Wn=Wmin Wp=Wmin

Fastest response $(t_{HL} \text{ or } t_{LH}) = ?$ Slowest response $(t_{HL} \text{ or } t_{LH}) = ?$ Worst case response $(t_{PROP}, \text{ usually of most interest})?$ Input capacitance (FI) = ?



Slowest response (t_{HL} or t_{HL}) = ?

Worst case response (t_{PROP}, usually of most interest)?

Device Sizing – minimum size driving CREF







INV



k-input NAND



 $t_{\text{PROP}} = 0.5t_{\text{REF}} + \frac{3k}{2}t_{\text{REF}}$ $t_{\text{PROP}} = \left(\frac{3k+1}{2}\right)t_{\text{REF}}$

$$t_{\text{PROP}} = \frac{3}{2} t_{\text{REF}} - \frac{3}{2} t_{\text{PROP}} = \frac{3+k}{2}$$

3

$$\mathsf{FI} = \frac{\mathsf{C}_{_{\mathsf{REF}}}}{2}$$

 $\boldsymbol{\mathsf{R}}_{\mathsf{PD}} = \boldsymbol{\mathsf{R}}_{\mathsf{PDREF}}$

 $\mathbf{R}_{\mathbf{PU}} = \mathbf{3R}_{\mathbf{PDREF}}$

$$\frac{1+3k^{2}}{2k}t_{REF} \leq t_{PROP} \leq \frac{3k+1}{2}t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\frac{R_{PDREF}}{k} \leq R_{PD} \leq R_{PDREF}$$

$$R_{PU} = 3kR_{PDREF}$$

$$\frac{k^{2} + k^{2}}{2k} t_{REF} \leq t_{PROP} \leq \frac{3 + k}{2} t_{REF}$$

$$FI = \frac{C_{REF}}{2}$$

$$\frac{3R_{PDREF}}{k} \leq R_{PU} \leq 3R_{PDREF}$$

$$R_{PD} = kR_{PDREF}$$

 $-\frac{k}{2}t_{REF}$



C_{IN} for N_{AND} gates is considerably smaller than for NOR gates for equal worst-case rise and fall times

C_{IN} for minimulm-sized structures is independent of number of inputs and much smaller than C_{IN} for the equal rise/fall time case

R_{PU} gets very large for minimum-sized NOR gate



Stay Safe and Stay Healthy !

End of Lecture 40